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ABSTRACT
This paper presents an efficient method to synthesize cascaded
sigma-delta modulators implemented with continuous-time
circuits. It is based on the direct synthesis of the whole cascad-
ed architecture in the continuous-time domain instead of using
a discrete-to-continuous time transformation as has been done
in previous approaches. In addition to place the zeroes of the
loop filter in an optimum way, the proposed methodology
leads to more efficient architectures in terms of circuitry com-
plexity, power consumption and robustness with respect to cir-
cuit non-idealities.†1
1. INTRODUCTION
Continuous-Time (CT) Sigma-Delta Modulators (Σ∆Μs) have
demonstrated to be an attractive solution for the implementa-
tion of Analog-to-Digital (A/D) interfaces in systems-on-chip
integrated in deep-submicron standard CMOS technologies
[1]. Although most reported Σ∆Ms have been implemented us-
ing Discrete-Time (DT) circuits, the increasing demand for
broadband data communication systems has motivated the use
of CT techniques. In addition to show an intrinsic antialiasing
filtering, CT Σ∆Ms provide potentially faster operation with
lower power consumption than their DT counterparts [2][3].
In spite of their mentioned advantages, CT Σ∆Ms are more
sensitive than DT Σ∆Ms to some circuit errors, namely: clock
jitter, excess loop delay and technology parameter variations
[2][3]. The latter are specially critical for the realization of cas-
caded architectures. This has forced the use of single-loop to-
pologies in most reported silicon prototypes even thought low
oversampling ratios ( ) are needed [4][5], whereas very
few cascaded CT Σ∆M Integrated Circuits (ICs) have been re-
ported [6].
However, the need to achieve medium-high resolutions
( ) within high signal bandwidths ( ) while
guaranteeing stability, has prompted the interest in proper
methods for the synthesis of high-order cascaded CT Σ∆Ms
[7]-[9]. These methods are based on applying a DT-to-CT
transformation to an equivalent DT topology that fulfils the re-
quired specifications. In most cases, the use of such a transfor-
mation is normally translated into an increase of the analog
circuit complexity with the subsequent penalty in silicon area,
power consumption and sensitivity to parameter tolerances.
This paper presents a direct synthesis method of cascaded CT
Σ∆Ms which, dispensing with the DT-to-CT equivalence, al-
lows to reduce the number of analog components and to effi-
ciently place the zeroes/poles of the noise transfer function,
thus yielding to more robust architectures than using a
DT-to-CT transformation.
2. CASCADED CT Σ∆ MODULATORS
Fig.1 shows the conceptual block diagram of a  cas-
caded CT Σ∆M. Each stage, consisting of a single-quantizer
CT Σ∆M, re-modulates a signal containing the quantization er-
ror generated in the previous stage. Once in the digital domain,
the outputs, , of the stages are properly processed and com-
bined (by the cancellation logic) in order to cancel out the
quantization errors of all the stages, but the last one in the cas-
cade. This latter error appears at the overall modulator output
shaped by a function of order equal to the summation of the or-
der of all the stages.
Cascaded CT Σ∆Ms are normally synthesized from equivalent
(well-known) DT systems and use the same digital cancella-
tion logic [8]. This DT/CT equivalence can be guaranteed be-
cause the overall open loop transfer function of each stage in
Fig.1 is in fact a DT system [2]. Thus, in the case of a rectan-
gular impulsive response of the Digital-to-Analog Converter
(DAC), it can be shown that the equivalent DT loop filter
†1.  This work has been supported by the Spanish Ministry of Science and Education
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Figure 1. Conceptual block diagram of a cascaded CT Σ∆M.
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transfer function is given by [10][11]:
(1)
where  is the sampling frequency;
; ;  and  are respec-
tively the time delay and pulse width of the DAC waveform; 
are the poles of  and  stands for the residue of .
However, in order to get a functional CT Σ∆M while keeping
the cancellation logic of the original DT Σ∆M, every state var-
iable and DAC output must be connected to the integrator in-
put of later stages [8], thus increasing the number of analog
components, i.e transconductors, amplifiers and DACs. As an
illustration, Fig.2(a) shows a cascaded  CT Σ∆M ob-
tained from an existing DT Σ∆M [12]. Note that at least eight
scaling coefficients ( ) and their corresponding signal
paths are needed to connect the different stages of the modula-
tor. The number of integrating paths can be reduced − as illus-
trated in Fig.2(b) − if the whole cascaded Σ∆M is directly syn-
thesized in the CT domain as proposed in the next section.
3. PROPOSED METHODOLOGY
The idea of dispensing with the DT-to-CT transformation was
previously reported in [3] for single-loop architectures. How-
ever, in the case of cascaded architectures, the cancellation
logic functions (not present in single-loop Σ∆Ms) must be in-
cluded in the synthesis procedure in order to get an optimum
architecture.
Let’s consider the more general case of the  cascaded
CT Σ∆M shown in Fig.1. The overall output, , is given by:
(2)
where  and  represent respectively the output
and partial cancellation logic transfer function of the 
stage.
If the modulator input, , is set to zero, it can be shown that
the output of each stage can be written as:
(3)
where  stands for the ,  is the inverse
Laplace transform,  is the transfer function of
the DAC, and
(4)
represents the transfer function from  to the input of 
quantizer.
Using the notation , the output of
each stage is given by:
(5)
and the output of the modulator can be written as:
(6)
The partial cancellation logic transfer functions can be calcu-
lated by imposing the cancellation of the transfer function of
the first  quantization errors  in (6). This gives:
(7)
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Figure 2. Cascaded 2-1-1 CT Σ∆M architecture obtained (a) from an 
equivalent DT Σ∆M (b) using the proposed method.
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where the partial cancellation logic transfer function of the last
stage, , can be chosen to be the simplest form that pre-
serves the required noise shaping.
It is important to mention that the design equations (2)-(7) do
not only take into account the single-stage loop filter transfer
functions ( ), but also the inter-stage loop filter transfer
functions ( ). The latter are continuous-time integrat-
ing paths appearing only when the modulator stages are con-
nected to form the cascaded Σ∆M and must be included in the
synthesis methodology to obtain a functional modulator with
minimum number of inter-stage paths.
Therefore, the following procedure can be used in a systematic
methodology for the synthesis of cascaded CT Σ∆Ms†2: 
• First, the poles of different transfer functions ( ) are
optimally placed in the signal bandwidth for given specifi-
cations. Scaling is needed in order to optimize the dynamic
range of each integrator. This process is carried out entirely
in the CT domain and no equivalence to an existing DT
modulator needs to be imposed.
• Second, once the individual stages are designed and opti-
mized, cancellation logics are calculated using (7).
4. SYNTHESIS EXAMPLE
For illustrative purposes, the 2-1-1 CT Σ∆M of Fig.2(b) is syn-
thesized using (2)-(7) to achieve 16-bit resolution in a 750 kHz
bandwidth, with a sampling frequency of 48MHz (oversam-
pling ratio, ) [12]. Although in the proposed method-
ology the modulator in Fig.2(b) would be entirely designed in
the CT domain, a slightly different approach will be used in
this particular case in order to facilitate the comparison of the
performance of both modulators in Fig.2. The coefficients of
the first stage ( ) are taken to be equal in
both systems and are obtained from a DT-to-CT transforma-
tion of the first stage of a DT Σ∆M in [12]. The rest of coeffi-
cients in Fig.2(b) are taken such that the time constant of the
integrators is the inverse of the sampling frequency: 
(8)
Hence, the single-loop and inter-stage transfer functions are
given by:
(9)
and the partial cancellation logic transfer functions can be cal-
culated using (7). This gives:
(10)
From (8)-(10) and using a Non-Return-to-Zero (NRZ) DAC,
the following cancellation logics are derived:
(11)
where  is chosen to have three zeroes at DC, correspond-
ing to the zeroes contributed by the first three integrators. 
In order to verify the proposed methodology, both modulators
in Fig.2 were simulated using SIMSIDES, a SIM-
ULINK-based time-domain behavioral simulator for Σ∆Ms
[13]. Fig.3 shows two ideal output spectra of the modulators
†2.  In this procedure, the modulator order, oversampling ratio and number of bits of
internal quantizers are assumed to be determined for given specifications from
well-known expressions [1].
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Figure 3. Output spectrum of a cascaded 2-1-1 CT Σ∆M obtained 
from: (a) an equivalent DT Σ∆M; (b) the proposed synthesis method.
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showing a similar performance. The effect of mismatch on the
Signal-to-Noise Ratio ( ) was also simulated. For this pur-
pose, maximum values of mismatch were estimated for a 0.18
µm CMOS technology and both modulators in Fig.2 were sim-
ulated considering a Gm-C implementation. The results are
shown in Fig.4, where the  loss is represented as a func-
tion of the standard deviation of the transconductances ( )
and capacitances ( ). For each point of these surfaces, 150
simulations were carried out using random variations with the
standard deviation given in the diagrams. The value of 
loss represented in Fig.4 stands for the difference between the
ideal , i.e with no parameter variation, and the  with
90% of the 150 simulations above it. It is shown that the lower
analog component count in Fig.2(b) is reflected in a lower var-
iance of the modulator coefficients, leading to a better behav-
iour in terms of sensitivity to mismatch.
The same reasoning can be applied to the requirements in
terms of DC gain of the individual transconductors. Since the
number of transconductors connected to the same node is
higher in the previous method, the equivalent impedance asso-
ciated with these nodes tends to be lower and the requirements
in terms of the individual transconductor output impedance is
higher. Therefore, a higher DC gain is needed. Fig.5 illustrates
this point. Note that the  starts dropping at a DC
gain  higher in the case of the system designed follow-
ing the previous method.
CONCLUSIONS
In this paper a new methodology of synthesizing cascaded
continuous-time Σ∆ modulators has been presented. It is dem-
onstrated that more efficient topologies in terms of circuit
complexity can be generated if the design is directly done in
the continuous-time domain and the cancellation logic transfer
function is taken into account in the synthesis procedure. Be-
havioral simulations considering critical error mechanisms
validate the presented approach.
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SNR
Figure 4. Effect of mismatch on the SNR of a cascaded 2-1-1 CT Σ∆M 
obtained from: (a) an equivalent DT Σ∆M; (b) proposed method.
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